

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

WHAT IS CLAIMED IS:

1 1. A buffer/driver circuit having one or more inputs and an output for driving a
2 load comprising:

3 a first logic circuit path having one or more buffer inputs and a buffer output;
4 and

5 a second logic circuit path receiving the one or more buffer inputs and
6 generating a first logic output coupled to the buffer output, wherein the first logic
7 output enhances a current drive capability of a first logic state of the buffer output in
8 response to a first logic combination of the one or more buffer inputs and a first logic
9 state of a first control signal, and a first power supply voltage is coupled to the second
10 logic path by a first electronic switch in response to the first logic state of the first
11 control signal and decoupled from the second logic path in response to a second logic
12 state of the first control signal.

1 2. The buffer/driver circuit of claim 1 further comprising a third logic circuit
2 path receiving the one or more buffer inputs and generating a second logic output
3 coupled to the buffer output, wherein the second logic output enhances a current drive
4 capability of a second logic state of the buffer output in response to a second logic
5 combination of the one or more buffer inputs and a second logic state of a second
6 control signal and a second power supply voltage is coupled to the third logic path by
7 a second electronic switch in response to the second logic state of the second control
8 signal and decoupled from the third logic path in response to the first logic state of the
9 second control signal.

1 3. The buffer/driver circuit of claim 1, wherein the first logic path comprises:
2 a first logic circuit receiving the one or more buffer inputs and generating an
3 intermediate logic output as a logic combination of the one or buffer inputs; and

4 an inverter having an input coupled to the intermediate logic output and an
5 output forming the first logic output.

1 4. The buffer/driver circuit of claim 3, wherein the second logic circuit path
2 comprises:

3 a first power-gated logic circuit having a positive power supply node coupled
4 to the second power supply voltage, a negative power supply node, one or more logic
5 inputs coupled to the buffer inputs, and an intermediate logic output generating the
6 first logic state in response to a logic combination of logic states of the one or more
7 logic inputs and generating the second logic state at the intermediate logic output in
8 response to the first logic combination of the logic states of the one or more buffer
9 inputs and the first logic state of the first control signal, wherein the first electronic
10 switch has a first node coupled to the first power supply voltage, a second node
11 coupled to the negative power supply node, and a control input coupled to the first
12 control signal; and

13 a power PFET having a gate coupled to the intermediate logic output of the
14 first power-gated logic circuit, a source coupled to a second power supply voltage and
15 a drain forming the first logic output.

1 5. The buffer/driver circuit of claim 2, wherein the third logic path comprises:

2 a second power-gated logic circuit having a negative power supply node
3 coupled to the first power supply voltage, a positive power supply node, one or more
4 logic inputs coupled to the buffer inputs, and an intermediate logic output generating
5 the second logic state in response to the logic combination of logic states of the one or
6 more logic inputs and generating the first logic state at the intermediate logic output
7 in response to the first logic combination of the logic states of the one or more buffer
8 inputs and the second logic state of the second control signal, wherein the second
9 electronic switch has a first node coupled to the second power supply voltage, a

10 second node coupled to the negative power supply node, and a control input coupled
11 to the second control signal; and
12 a power NFET having a gate coupled to the intermediate logic output of the
13 second power-gated logic circuit, a source coupled to the first power supply voltage
14 and a drain forming the second logic output.

1 6. The buffer/driver circuit of claim 4, wherein the first electronic switch
2 comprises an NFET having a source coupled to the first node, a gate coupled to the
3 first control signal and a drain coupled to the second node, wherein the NFET couples
4 the first power supply voltage to the first power-gated logic circuit in response to the
5 first logic state of the first control signal.

1 7. The buffer/driver circuit of claim 5, wherein the second electronic switch
2 comprises a PFET having a source coupled to the first node, a gate coupled to the
3 second control signal, and a drain coupled to the second node, wherein the PFET
4 ~~couples the second power supply voltage to the second power-gated logic circuit in~~
5 response to the second logic state of the second control signal.

1 8. A buffer/driver circuit having one or more buffer inputs and a buffer output
2 for driving a load comprising:

3 a first logic circuit path having one or more inputs coupled to the buffer
4 inputs, a first output, a first buffer output, and a second buffer output;

5 a second logic circuit path receiving one or more buffer inputs and generating
6 a first logic output coupled to the first buffer output, wherein the first logic output
7 enhances a current drive capability of a first logic state of the first buffer output in
8 response to a first logic combination of the one or more buffer inputs and a first logic
9 state of a first control signal, and a first power supply voltage is coupled to the second
10 logic circuit path by a first electronic switch in response to the first logic state of the
11 first control signal and decoupled from the second logic circuit path in response to a
12 second logic state of the first control signal; and

13 a third logic circuit path receiving the first output and generating a second
14 logic output coupled to the second buffer output, wherein the second logic output
15 ~~enhances a current drive capability of a second logic state of the second buffer output~~
16 in response to the first logic combination of the one or more buffer inputs and a
17 second logic state of a second control signal, and a second power supply voltage is
18 coupled to the third logic circuit path by a second electronic switch in response to the
19 second logic state of the second control signal and decoupled from the third logic
20 circuit path in response to the first logic state of the second control signal.

1 9. A data processing system comprising:
2 a central processing unit (CPU);
3 a random access memory (RAM);
4 an input output (I/O) interface unit; and
5 a bus for coupling the CPU, RAM and I/O interface unit, wherein the CPU has
6 a buffer/driver circuit having a first logic circuit path with one or more buffer inputs
7 and a buffer output, a second logic circuit path receiving the one or more buffer
8 inputs and generating a first logic output coupled to the buffer output, wherein the
9 first logic output enhances a current drive capability of a first logic state of the buffer
10 output in response to a first logic combination of the one or more buffer inputs and a
11 first logic state of a first control signal, and a first power supply voltage is coupled to
12 the second logic path by a first electronic switch in response to the first logic state of
13 the first control signal and decoupled from the second logic path in response to a
14 second logic state of the first control signal.

1 10. The data processing system of claim 9 further comprising a third logic circuit
2 path receiving the one or more buffer inputs and generating a second logic output
3 coupled to the buffer output, wherein the second logic output enhances a current drive
4 capability of a second logic state of the buffer output in response to a second logic
5 combination of the one or more buffer inputs and a second logic state of a second
6 control signal and a second power supply voltage is coupled to the third logic path by
7 a second electronic switch in response to the second logic state of the second control
8 signal and decoupled from the third logic path in response to the first logic state of the
9 second control signal.

1 11. The data processing system of claim 9, wherein the first logic path comprises:
2 a first logic circuit receiving the one or more buffer inputs and generating an
3 intermediate logic output as a logic combination of the one or buffer inputs; and
4 an inverter having an input coupled to the intermediate logic output and an
5 output forming the first logic output.

1 12. The data processing system of claim 11, wherein the second logic circuit path
2 comprises:

3 a first power-gated logic circuit having a positive power supply node coupled
4 to the second power supply voltage, a negative power supply node, one or more logic
5 inputs coupled to the buffer inputs, and an intermediate logic output generating the
6 first logic state in response to a logic combination of logic states of the one or more
7 logic inputs and generating the second logic state at the intermediate logic output in
8 response to the first logic combination of the logic states of the one or more buffer
9 inputs and the first logic state of the first control signal, wherein the first electronic

10 switch has a first node coupled to the first power supply voltage, a second node
11 coupled to the negative power supply node, and a control input coupled to the first
12 control signal; and

13 a power PFET having a gate coupled to the intermediate logic output of the
14 first power-gated logic circuit, a source coupled to a second power supply voltage and
15 a drain forming the first logic output.

1 13. The data processing system of claim 10, wherein the third logic path
2 comprises:

3 a second power-gated logic circuit having a negative power supply node
4 coupled to the first power supply voltage, a positive power supply node, one or more
5 logic inputs coupled to the buffer inputs, and an intermediate logic output generating

6 the second logic state in response to the logic combination of logic states of the one or
7 more logic inputs and generating the first logic state at the intermediate logic output
8 in response to the first logic combination of the logic states of the one or more buffer
9 inputs and the second logic state of the second control signal, wherein the second
10 electronic switch has a first node coupled to the second power supply voltage, a
11 second node coupled to the negative power supply node, and a control input coupled
12 to the second control signal; and

13 a power NFET having a gate coupled to the intermediate logic output of the
14 second power-gated logic circuit, a source coupled to the first power supply voltage
15 and a drain forming the second logic output.

1 14. The data processing system of claim 12, wherein the first electronic switch
2 comprises an NFET having a source coupled to the first node, a gate coupled to the
3 first control signal and a drain coupled to the second node, wherein the NFET couples
4 the first power supply voltage to the first power-gated logic circuit in response to the
5 first logic state of the first control signal.

1 15. The data processing system of claim 13, wherein the second electronic switch
2 comprises a PFET having a source coupled to the first node, a gate coupled to the
3 second control signal, and a drain coupled to the second node, wherein the PFET
4 couples the second power supply voltage to the second power-gated logic circuit in
5 response to the second logic state of the second control signal.

1 16. A data processing system comprising:
2 a central processing unit (CPU);
3 a random access memory (RAM);
4 an input output (I/O) interface unit;
5 a bus for coupling the CPU, RAM and I/O interface unit, wherein the CPU has
6 a buffer/driver circuit having a first logic circuit path having one or more inputs
7 coupled to the buffer inputs, a first output, a first buffer output, and a second buffer
8 output, a second logic circuit path receiving one or more buffer inputs and generating
9 a first logic output coupled to the first buffer output, wherein the first logic output
10 enhances a current drive capability of a first logic state of the first buffer output in
11 response to a first logic combination of the one or more buffer inputs and a first logic
12 state of a first control signal, and a first power supply voltage is coupled to the second
13 logic circuit path by a first electronic switch in response to the first logic state of the
14 first control signal and decoupled from the second logic circuit path in response to a
15 ~~second logic state of the first control signal, and a third logic circuit path receiving the~~
16 first output and generating a second logic output coupled to the second buffer output,
17 wherein the second logic output enhances a current drive capability of a second logic
18 state of the second buffer output in response to the first logic combination of the one
19 or more buffer inputs and a second logic state of a second control signal, and a second
20 power supply voltage is coupled to the third logic circuit path by a second electronic
21 switch in response to the second logic state of the second control signal and
22 decoupled from the third logic circuit path in response to the first logic state of the
23 second control signal.